

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J113 MLB SCHEMATIC

10/03/14

Page

Contents

Sync

1

Table of Contents

MASTER

2

BOM Configuration

J41\_MLB

3

BOM Variants

K21\_MLB

4

PD PARTS

MASTER

5

CPU GFX/NCTF/RSVD

J41\_MLB

6

CPU Misc/JTAG/CFG/RSVD

J41\_MLB

7

CPU DDR3/LPDDR3 Interfaces

J41\_MLB

8

CPU/PCH POWER

J41\_MLB

9

CPU/PCH GROUNDS

J41\_MLB

10

CPU Decoupling

WILL\_F43

11

PCH Decoupling

J41\_MLB

12

PCH Audio/JTAG/SATA/CLK

J41\_MLB

13

PCH PM/PCI/GFX

J41\_MLB

14

PCH PCIe/USB/LPC/SPI/SMBus

J41\_MLB

15

PCH GPIO/MISC/LPIO

J41\_MLB

16

CPU/PCH Merged XDP

J41\_MLB

17

Chipset Support

J41\_MLB

18

Project Chipset Support

J41\_MLB

19

DDR3 VREF MARGINING

J41\_MLB

20

LPDDR3 DRAM Channel A (0-31)

J41\_MLB

21

LPDDR3 DRAM Channel A (32-63)

J41\_MLB

22

LPDDR3 DRAM Channel B (0-31)

J41\_MLB

23

LPDDR3 DRAM Channel B (32-63)

J41\_MLB

24

LPDDR3 DRAM Termination

J41\_MLB

25

Thunderbolt Host (1 of 2)

J41\_MLB

26

Thunderbolt Host (2 of 2)

J41\_MLB

27

TBT Power Support

J41\_MLB

28

Thunderbolt Connector A

J41\_MLB

29

Wireless Connector

J41\_MLB

30

SSD Connector

J41\_MLB

31

Camera 1 of 2

J41\_MLB

32

Camera 2 of 2

J41\_MLB

33

SD READER CONNECTOR

MASTER

34

SD CONTROLLER (GL3219)

MASTER

35

External A USB3 Connector

J41\_MLB

36

IPD Connector

J41\_MLB

37

SMC

J41\_MLB

38

SMC Shared Support

J41\_MLB

39

SMC Project Support

J41\_MLB

40

SMBus Connections

J41\_MLB

41

High Side Current Sensing

J41\_MLB

42

Voltage & Load Side Current Sensing

J41\_MLB

43

Debug Sensors 1

J41\_MLB

44

Thermal Sensors

J41\_MLB

45

Fan

J41\_MLB

Page

Contents

Sync

46

LPC+SPI Debug Connector

J41\_MLB

47

Audio: Speaker Amp

J41\_MLB

48

Battery Connector

MASTER

49

DC-In & G3H Supply

J41\_MLB

50

PBus Supply & Battery Charger

J41\_MLB

51

CPU VR12.6 VCC Regulator IC

J41\_MLB

52

CPU VR12.5 VCC Power Stage

J41\_MLB

53

LPDDR3 Supply

J41\_MLB

54

5V S4RS3 / 3.3V S5 Power Supply

J41\_MLB

55

1.05V S0 Power Supply

J41\_MLB

56

LCD/KBD Backlight Driver

J41\_MLB

57

Misc Power Supplies

J41\_MLB

58

Power FETs

J41\_MLB

59

Power Control

J41\_MLB

60

Internal DisplayPort Connector

J41\_MLB

61

Left I/O (LIO) Connector

CLEAN\_F43

62

Power Aliases

J41\_MLB

63

Signal Aliases

J41\_MLB

64

Func Test / No Test

J41\_MLB

65

Project FCT/NC/Aliases

J41\_MLB

66

PCB Rule Definitions

CONSTRAINTS

67

CPU Constraints

CONSTRAINTS

68

PCH Constraints 1

CLEAN\_F43

69

PCH Constraints 2

J41\_MLB

70

Memory Constraints

CONSTRAINTS

71

Thunderbolt Constraints

CONSTRAINTS

72

Camera Constraints

J41\_MLB

73

SMC Constraints

CONSTRAINTS

74

Project Specific Constraints

J41\_MLB

75

Project Specific Constraints

CONSTRAINTS

76

Reference

J41\_MLB

REV

ECN

DESCRIPTION OF REVISION

CK APPD  
DATE

<REV>

<ECN>

<ECO\_DESCRIPTION>

<ECODATE>

8

7

6

5

4

3

2

1

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00385	1	SCHEM_MLB_743A	SCH	CRITICAL	
820-00165	1	PCBF_MLB_743	PCB	CRITICAL	

DRAWING

TITLE=MLB

ABSTRACT=DRAWING

DATE=20130901 04:11:16-05 2013

PRODUCT SAFETY REQUIREMENTS:

PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.

PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE

<PART\_DESCRIPTION>

Apple Inc.

Apple

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

1 OF 121

SHEET

1 OF 76

WWW.AliSaler.Com



	8	7	6	5	4	3	2	1				
D	BOM Variants							Alternate Parts				
	BOM NUMBER		BOM NAME		BOM OPTIONS			PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
	639-00623		PCBA,MLB,BEST,HY-4GB,X430		MLB_CMNPTS,CPU:2.1GHZ,DDR3:HYNIX_4GB,ALTERNATE			685-00047	685-00048		ALL	Replaces all the variants
	639-00624		PCBA,MLB,BEST,HY-8GB,X433		MLB_CMNPTS,CPU:2.1GHZ,DDR3:HYNIX_8GB,ALTERNATE							
	639-00625		PCBA,MLB,BEST,HY-16GB,X433		MLB_CMNPTS,CPU:2.1GHZ,DDR3:HYNIX_16GB							
	639-00626		PCBA,MLB,BEST,SM-4GB,X433		MLB_CMNPTS,CPU:2.1GHZ,DDR3:SAMSUNG_4GB,ALTERNATE							
	639-00627		PCBA,MLB,BEST,SM-8GB,X433		MLB_CMNPTS,CPU:2.1GHZ,DDR3:SAMSUNG_8GB,ALTERNATE							
	639-00628		PCBA,MLB,BEST,MI-4GB,X433		MLB_CMNPTS,CPU:2.1GHZ,DDR3:MICRON_4GB							
	639-00629		PCBA,MLB,BEST,MI-8GB,X433		MLB_CMNPTS,CPU:2.1GHZ,DDR3:MICRON_8GB							
	639-00630		PCBA,MLB,BEST,MI-16GB,X433		MLB_CMNPTS,CPU:2.1GHZ,DDR3:MICRON_16GB							
C	639-00631		PCBA,MLB,BEST,EL-4GB,X433		MLB_CMNPTS,CPU:2.1GHZ,DDR3:ELPIDA_4GB							
	639-00632		PCBA,MLB,BEST,EL-8GB,X433		MLB_CMNPTS,CPU:2.1GHZ,DDR3:ELPIDA_8GB							
	639-00633		PCBA,MLB,BETTER,HY-4GB,X433		MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_4GB,ALTERNATE							
	639-00634		PCBA,MLB,BETTER,HY-8GB,X433		MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_8GB,ALTERNATE							
	639-00635		PCBA,MLB,BETTER,HY-16GB,X433		MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_16GB							
	639-00636		PCBA,MLB,BETTER,SM-4GB,X433		MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_4GB,ALTERNATE							
	639-00637		PCBA,MLB,BETTER,SM-8GB,X433		MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_8GB,ALTERNATE							
	639-00638		PCBA,MLB,BETTER,MI-4GB,X433		MLB_CMNPTS,CPU:1.6GHZ,DDR3:MICRON_4GB							
	639-00639		PCBA,MLB,BETTER,MI-8GB,X433		MLB_CMNPTS,CPU:1.6GHZ,DDR3:MICRON_8GB							
	639-00640		PCBA,MLB,BETTER,MI-16GB,X433		MLB_CMNPTS,CPU:1.6GHZ,DDR3:MICRON_16GB							
B	639-00641		PCBA,MLB,BETTER,EL-4GB,X433		MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_4GB							
	639-00642		PCBA,MLB,BETTER,EL-8GB,X433		MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_8GB							
	685-00046		CMN PTS,PCBA,MLB,X433		MLB_COMMON,J113_MLB							
	685-00047		VCORE FET,REN,X433		VCORE_FET:REN							
	685-00048		VCORE FET,VSHY,X433		VCORE_FET:VSHY							
	639-00697		PCBA,MLB,BETTER,EL-16GB,X433		MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_16GB							
A	Module Parts											
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION						
	338S1246	1	IC,DL3219,USB3 SD CARD READER,4GP,LQFN	U4500	CRITICAL							
	BOM Groups											
	BOM GROUP		BOM OPTIONS									
	MLB_PROGPARTS		BOOTROM:PROG,SMC:PROG,TBTROM:PROG									
	Programmable Parts											
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION						
341S00148	1	IC,SMC-B1,EXT(Vxxxxx),PROTO 0,J113	U5000	CRITICAL	SMC:PROG							
Sub-BOMs												
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION							
685-00046	1	CMN PTS,PCBA,MLB,J113	CMNPTS	CRITICAL	MLB_CMNPTS							
685-00048	1	VCORE FET,VSHY,J113	VCOREFETS	CRITICAL	VCORE_FETS							

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-5107	1	CAN, TOPSIDE, ALT, J41/243	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN, TOPSIDE, COVER, ALT, J41/243	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN, TBT, J11/J13	TBTFFENCE	CRITICAL	
806-3215	1	CAN, COVER, TBT, J13/J13	TBTCOVER	CRITICAL	
806-3216	1	CAN, MDP, J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD, USR, MCB, J13/J13	USBCAN	CRITICAL	

SL0400  
TH-NSP  
1  
SL-2.3X3.9-2.9X4.5

Z0405  
STDOFF-4.5OD1.8H-SM  
1  
860-1327

Z0414  
STDOFF-4.5OD1.9H-SM  
1  
860-1327

Z0415  
STDOFF-4.5OD1.9H-SM  
1  
860-1327

## DisplayPort Pogo      USB/SD Card Pogo

CRITICAL  
ZS0405  
POGO-2.00D-3.6H-K86-K87



SM  
1  
870-1938

CRITICAL  
ZS0406  
POGO-2.00D-3.6H-K86-K87



SM  
1  
870-1938

SL0401  
TH-NSP  
1  
SL-1.1x0.4-1.4x0.7

A diagram showing a vertical rod fixed to a base. A horizontal arm of length 1.1 is attached to the top of the rod. A weight of 1.4 is suspended from the end of the arm. The rod has a diameter of 0.4. The weight is labeled '1'.

SL0403  
TH-NSP  
1  
SL-1.1x0.4-1.4x0.7

SL-1.1X0.4-1.4X0.7


SL0405  
TH-NSP  
1  
SL-1.1X0.45-1.4X0.7

SL-1.1x0.45-1.4x0.7

SL0404  
TH-NSP  
1  
SL-1.1X0.4-1.4X0.7

SI-1.1X0.4-1.4X0.7

2x USB Connector

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
PD PARTS			
 Apple Inc.		DRAWING NUMBER <b>&lt;SCH_NUM&gt;</b>	
		SIZE <b>D</b>	
		REVISION <b>&lt;E4LABEL&gt;</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH <b>&lt;BRANCH&gt;</b> PAGE <b>4 OF 121</b> SHEET <b>4 OF 76</b>	








**WWW.AliSaler.Com**













LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013	
PAGE TITLE			
PCH Decoupling			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION	<E4LABEL>	
	BRANCH	<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	12 OF 121
		SHEET	11 OF 76

















Power aliases required by this page:

- #PP3V3\_S3\_VREFMRGN
- #PPDDR\_S3\_MEMVREF

---

Signal aliases required by this page:

- #I2C\_VREFDAC5\_SCL
- #I2C\_VREFDAC5\_SDA
- #I2C\_PCA9557D\_SCL
- #I2C\_PCA9557D\_SDA

---


BOM options provided by this page:

- DDRVREF\_DAC - Stuffs DAC margining circuit.

## FETs for CPU isolation during DAC margining


NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN\_CPU\_EN is low to remove short due to CPU.


DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.




NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider  
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider


Always used, regardless  
of margining option.




SYNC MASTER#J41 M1B		SYNC DATE=02/12/2015	
PAGE TITLE			
DDR3 VREF MARGINING			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	22 OF 121
		SHEET	19 OF 76


LPDDR3 CHANNEL A (0-31)




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel A (0-31)			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	23 OF 121
		SHEET	20 OF 76
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LPDDR3 CHANNEL A (32-63)



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel A (32-63)			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	24 OF 121
		SHEET	21 OF 76

LPDDR3 CHANNEL B (0-31)



## D



B

A

D

C

B


A

D

C

B

A





D


C

B

A

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Termination			
	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		27 OF 121	
SHEET		24 OF 76	






EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYMC PARTSHEET:10-RE

SYMC DATE:12/17/2015

Thunderbolt Host (2 of 2)

 Apple Inc.

DRAWING NUMBER  
<SCH\_NUM> D

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


DRAWING NUMBER  
<SCH\_NUM> D

REVISION  
<E4LABEL>

BRANCH  
<BRANCH>

PAGE  
29 OF 121

SHEET  
26 OF 76



Page Notes

Power aliases required by this page:


- PPVIN\_SW\_TBTBST (8-13V Boost Input)
- PP15V\_TBT\_REG (15V Boost Output)


Signal aliases required by this page:

(NONE)


BCM options provided by this page:


(NONE)

SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE			
TBT Power Support			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	30 OF 121
		SHEET	27 OF 76











SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
PAGE TITLE			
SSD Connector			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	37 OF 121
		SHEET	30 OF 76







SYNC MASTER=MASTER		SYNC DATE=07/01/2011	
PAGE TITLE		SD READER CONNECTOR	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	44 OF 121
		SHEET	33 OF 76



Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ
	17 mOhm Max
Current	2.5A

SYNC MASTER=MASTER

SYNC DATE=10/11/2013

PAGE TITLE

SD CONTROLLER (GL3219)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE


45 OF 121

SHEET

34 OF 76

SIZE

D



D

C

B


A


D

C

B

A

SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
PAGE TITLE			
External A USB3 Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	46 OF 121
		SHEET	35 OF 76



IPD Flex Connector

CRITICAL

518S0884

J4800

TF13BS-20S-0.4SH

P-RT-SM-1

22

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75


76


77


78


79


80


SYNC MASTER=J43 MLB		SYNC DATE=01/17/2013	
PAGE TITLE			
IPD Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	48 OF 121
		SHEET	36 OF 76











PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES,SMD,0.00300M,1W,4-TERM,1A,0612,TPT	R5480	CRITICAL	

Replacing caps with 100K PD on ISENSE SMC inputs					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5475		SSD_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5445		3V3S0_ISNS:NO

SYNC MASTER=J41 MLB

SYNC DATE=03/28/2013

High Side Current Sensing

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH

PAGE

SHEET

<SCH\_NUM>

<E4LABEL>

<BRANCH>


54 OF 121

41 OF 76




ICS3 : Adjustable Gain CPU VR Current

Sense Pins gain stage for U5800 (EMC1704)




ILDC :LCD Panel Current Sense / Filter




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the mininum current threshold at 0.100mA


VR IMON Current Sense Filter



Discrete High side Current threshold



BMON : Discrete BMON Current Sense / Filter




Vref = 0.406mV Vth = 0.442 = 1A from Battery  
Vtl = 0.290mV = 0.687A from battery  
Hysteresis TBD based on RC value changes


Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5675		PANEL_ISNS:NO


SYNC MASTER=J41 MLB		SYNC DATE=03/28/2013	
PAGE TITLE		Debug Sensors 1	
DRAWING NUMBER		<SCH_NUM> D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		56 OF 121	
SHEET		43 OF 76	




TBT,MLB Bottom Proximity Sensors





TBT, MLBBOT and TBD Temp Sensor





SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	58 OF 121
		SHEET	44 OF 76

# FAN CONNECTOR




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Fan			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		60 OF 121	
SHEET		45 OF 76	




SYNC MASTER=YHARTANTO J44		SYNC DATE=01/09/2013	
PAGE TITLE			
SPI Debug Connector		DRAWING NUMBER	
 Apple Inc.		<SCH_NUM>	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	61 OF 121
		SHEET	46 OF 76


BOM\_COST\_GROUP=CPU SUPPORT









PAGE TITLE		PAGE TITLE	
DC-In & G3H Supply		DC-In & G3H Supply	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	70 OF 121
		SHEET	49 OF 76
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




SYNC MASTER=J43 MLB		SYNC DATE=09/14/2012	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	71 OF 121
		SHEET	50 OF 76
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			







Vout = 1.85V max  
32A max output  
f = 700kHz

SYNC MASTER=J41 MLB		SYNC DATE=05/21/2013	
PAGE TITLE			
CPU VR12.5 VCC Power Stage			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	73 OF 121
		SHEET	52 OF 76





SYNC MASTER=J41 MLB		SYNC DATE=09/17/2012	
PAGE TITLE			
5V S4RS3 / 3.3V S5 Power Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		<BRANCH>	
THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	75 OF 121
		SHEET	54 OF 76

D

C

B

A


D


C


B

A


1.05V S0 Regulator




SYNC MASTER=J41 MLB		SYNC DATE=05/21/2013	
PAGE TITLE			
1.05V S0 Power Supply			
		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
		SIZE	
		D	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		76 OF 121	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		55 OF 76	
IV ALL RIGHTS RESERVED			




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FILM,I/16W,10.2 OHM,0.1,0402,SM	R7717,R7718,R7719		BKLT:ENG
103S0198	3	RES,THIN FILM,I/16W,10.2 OHM,0.1,0402,SM	R7720,R7721,R7722		BKLT:ENG




Keyboard Backlight Driver & Detection



Keyboard Backlight Connector



SYNC MASTER=J43 MLB		SYNC DATE=09/13/2012	
DRAWING NUMBER		SIZE	
LCD/KBD Backlight Driver		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		77 OF 121	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		56 OF 76	




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V SS, which burns 100mW in all S-states.

1.8V S3 REGULATOR

1.5V S0 LDO

SYNC MASTER=J43 MLB		SYNC DATE=10/04/2012	
PAGE TITLE		Misc Power Supplies	
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		78 OF 121	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		57 OF 76	
IV ALL RIGHTS RESERVED			





Mobile System Power State Table							
STATE	PMC_ADAPTER_EN	PMC_PMC_EN	PMC_PMC_EN	PMC_PMC_EN	PMC_PMC_EN	PMC_PMC_EN	PMC_PMC_EN
Power Off	0	0	0	0	0	0	0
Standby (S5)	1	1	1	1	1	1	1
Standby (S4)	0	1	1	1	1	1	0
Standby (S3)	1	1	1	0	0	0	0
Standby (S2)	0	1	1	0	0	0	0
Standby (S1)	1	1	1	0	0	0	0
Standby (S0)	0	1	0	0	0	0	0
Workday (S0)	1	1	0	0	0	0	0
Workday (S0)	1	1	0	0	0	0	0
Workday (S0)	1	1	0	0	0	0	0

SYNC MASTER=J43 MLB

SYNC DATE=09/16/2012

Apple Inc.

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE


81 OF 121

SHEET


59 OF 76



SYNC MASTER=J43 MLB		SYNC DATE=09/11/2012	
PAGE TITLE			
Internal DisplayPort Connector			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION	<E4LABEL>	
	BRANCH	<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	83 OF 121
		SHEET	60 OF 76



SYNC MASTER=CLEAN J43		SYNC DATE=11/13/2013	
PAGE TITLE		PAGE	
Left I/O (LIO) Connector		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	95 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	61 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





Functional Test Points

NO\_TEST Nets

J3501: AirPort / BT Connector

FUNC_TEST		(Need 6 TPs)	
TRUE	PP3V3 WLAN	29	37 38 39 41
TRUE	WIFI EVENT L	29	37 38
TRUE	PCIE AP R2D N	29	69
TRUE	PCIE AP R2D P	29	69
TRUE	PCIE CLK100M AP N	12	29 69
TRUE	PCIE CLK100M AP P	12	29 69
TRUE	PCIE AP D2R P	14	29 69
TRUE	PCIE AP D2R N	14	29 69
TRUE	PCIE WAKE L	13	29 31
TRUE	AP RESET CONN L	29	
TRUE	AP CLKREQ Q L	29	
TRUE	USB BT CONN P	29	68
TRUE	USB BT CONN N	29	68
TRUE	PP3V3 S4	25	26 27 29 33 36 38
(Need to add 8 GND TPs)			

J3700: SSD Connector

FUNC_TEST		(Need 5 TPs)	
TRUE	PP3V3 S0SW SSD FLT	30	
TRUE	PCIE SSD R2D N<3..0>	30	67
TRUE	PCIE SSD R2D P<3..0>	30	67
TRUE	PP3V3 S0	62	63 64 44 45 56 59 61
TRUE	SSD RESET CONN L	8	11 25 26 38 39 40 41
TRUE	SSD CLKREQ CONN L	62	64 65 74 30
TRUE	SMC OOB1 R2D CONN L	30	
TRUE	SMC OOB1 D2R CONN L	30	
TRUE	SSD PCIE SEL L	30	
TRUE	SSD SR EN L	15	30
TRUE	SMC PWRFAIL WARN L	30	37
TRUE	SSD PWR EN	15	30 58 59
TRUE	PCIE SSD D2R N<3..0>	12	30 67
TRUE	PCIE SSD D2R P<3..0>	12	30 67
TRUE	PCIE CLK100M SSD N	12	30 67
TRUE	PCIE CLK100M SSD P	12	30 67
(Need to add 6 GND TPs)			

J4002: Camera Connector

FUNC_TEST			
TRUE	MIPI CLK CONN N	32	72
TRUE	MIPI CLK CONN P	32	72
TRUE	CAM SENSOR WAKE L CONN	32	
TRUE	MIPI DATA CONN N	32	72
TRUE	MIPI DATA CONN P	32	72
TRUE	SMBUS SMC 1 S0 SDA	14	32 37 40 43 44 69
TRUE	SMBUS SMC 1 S0 SCL	73	32 37 40 43 44 69
TRUE	I2C CAM SCK	31	32
TRUE	I2C CAM SDA	31	32
TRUE	PP5V S3RS0 ALSCAM_F	32	
(Need to add 280 GND TPs)			

J6100: LPC+SPI Connector

FUNC_TEST			
TRUE	SPI ALT IO2 WP L	46	
TRUE	SPI ALT IO3 HOLD L	46	
TRUE	LPC AD<3..0>	14	37 69
TRUE	SPI ALT IO0 MOSI	46	
TRUE	XDP LPCPLUS GPIO	15	16
TRUE	LPCPLUS RESET L	59	
TRUE	SMC TDO	37	38
TRUE	TP SMC TRST L	37	38
TRUE	TP SMC MD1	37	38
TRUE	SMC TX L	37	38
TRUE	SPI ALT IO1 MISO	46	
TRUE	LPC FRAME L	14	37 69
TRUE	SPIROM USE MLB	15	46
TRUE	PM CLKRUN L	13	37
TRUE	SPI ALT CLK	46	
TRUE	SPI ALT CS L	46	
TRUE	LPC SERIRQ	15	37
TRUE	LPC PWRDWN L	13	37
TRUE	SMC TDI	37	38
TRUE	SMC TCK	37	38 46
TRUE	SMC RESET L	37	38 46 50
TRUE	SMC ROMBOOT	37	38
TRUE	SMC RX L	37	38
TRUE	SMC TMS	37	38 46
(Need to add 6 GND TPs)			

J6000: Fan Connector

FUNC_TEST			
TRUE	PP5V S0	36	37 38 61 65
TRUE	FAN_RT TACH	45	
TRUE	FAN_RT PWM	45	
(Need to add 1 GND TP)			

J4800: IPD Flex Connector

FUNC_TEST			
TRUE	SMC L1D	36	37 38 61 65
TRUE	TPAD SPI MISO R	36	
TRUE	USB TPAD P	14	36 68
TRUE	USB TPAD N	14	36 68
TRUE	TPAD SPI CLK R	36	
TRUE	TPAD WAKE L	36	
TRUE	TPAD SPI MOSI R	36	
TRUE	PP3V3 S4 IPD	36	
TRUE	TPAD SPI CS R L	36	
TRUE	TPAD SPI IP EN CONN	36	
TRUE	TPAD SPI INT S4 WAKE L CONN	36	
TRUE	PP5V S4 IPD	36	
TRUE	TPAD USB IP EN CONN	36	
TRUE	SMBUS SMC 3 SDA	36	37 40 44 73
TRUE	SMBUS SMC 3 SCL	36	37 40 44 73
TRUE	SMC LSOC RST L	36	38
TRUE	PP3V42 G3H	17	30 35 36 37 38 40 46 49 50
TRUE	SMC ONOFF L	36	37 38
(Need to add 5 GND TPs)			

J7000: DC-In Connector

FUNC_TEST		(Need 4 TPs)	
TRUE	PPDCIN G3H	49	50 62 64
TRUE	PP5V S4RS3	32	35 47 49 54 55 58 62
(Need to add 5 GND TPs)			

J6404: Speaker Connector

FUNC_TEST			
TRUE	SPKRAMP ROUT P	47	74
TRUE	SPKRAMP ROUT N	47	74
(Need to add 3 GND TPs)			

J6950: Battery Connector

FUNC_TEST		(Need 4 TPs)	
TRUE	PPVBAT G3H CONN	48	50
TRUE	SMBUS SMC 5 G3 SCL	37	40 48 50 73
TRUE	SMBUS SMC 5 G3 SDA	37	40 48 50 73
TRUE	SYS DETECT L	48	
(Need to add 4 GND TPs near J7050 and 1 for shield)			

J8300: Internal DP Connector

FUNC_TEST		(Need 2 TPs)	
TRUE	PPHV S0SW LCDBKLT	56	69 62
TRUE	LED RETURN 6	56	60
TRUE	LED RETURN 5	56	60
TRUE	LED RETURN 4	56	60
TRUE	LED RETURN 3	56	60
TRUE	LED RETURN 2	56	60
TRUE	LED RETURN 1	56	60
TRUE	DP INT HPD CONN	60	
TRUE	I2C TCON SDA R	60	
TRUE	I2C TCON SCL R	60	
TRUE	PP3V3 S0SW LCD UF	60	
TRUE	DP INT AUX CH C N	60	67
TRUE	DP INT AUX CH C P	60	67
TRUE	DP INT ML P<0>	60	67
TRUE	DP INT ML N<0>	60	67
(Need to add 5 GND TPs)			

J7715: KB BKLT Connector

FUNC_TEST			
TRUE	KBDLED ANODE	56	
TRUE	KBDLED FB	56	
(Need to add 2 GND TPs)			

J1800: XDP Connector

FUNC_TEST		(Only a subset are needed for PCT HW test fixture)	
TRUE	XDP CPU TCK	6	16 67
TRUE	XDP PCH TCK	12	16 69
TRUE	XDP CPU TDI	6	16 67
TRUE	XDP CPU TDO	6	16 67
TRUE	XDP CPUPECH TRST L	6	12 16 67
TRUE	XDP CPU TMS	6	16 67
TRUE	XDP PCH TMS	12	16 69
TRUE	XDP PCH TDI	12	16 69
TRUE	XDP PCH TDO	12	16 69
TRUE	XDP CPU FREQ L	6	16 67
TRUE	XDP CPU PRDY L	6	16 67
TRUE	XDP CPU VCCST PWRGD	16	
TRUE	PM RSMRST L	13	59
TRUE	XDP SYS PWROK	16	
TRUE	PM SYSRST L	13	37 37
TRUE	CPU CFG<3>	6	16 67
TRUE	PP1V05 S0	6	8 11 15 16 17 38 42 51 55 58
(Need to add 2 GND TPs)			

Misc Voltages & Control Signals

FUNC_TEST			
TRUE	PPBUS_G3H	27	41 42 49 50 56 62
TRUE	PPVIN SW TBTBST	62	
TRUE	PPBUS_S5_HS_COMPUTING_ISNS	41	51 52 53 55 62
TRUE	PPDCIN G3H	49	50 62 64
TRUE	PP3V42 G3H	17	30 35 36 37 38 40 46 49 50
TRUE	PPVRTC G3H	8	12 13 17 62
TRUE	PP3V3 S5	8	11 13 15 16 17 18 28 29 34 42
TRUE	PP3V3 SUS	9	11 14 18 46 57 58 59 62
TRUE	PP3V3 S3	15	18 19 33 36 40 41 58 62
TRUE	PP3V3 S0	62	64 65 74
TRUE	PP3V3 S0SW SSD	8	10 42 52 62
TRUE	PP1V5 S0	8	57 58 59 62
TRUE	PP1V05 S0	8	8 11 15 16 17 38 42 51 55 58
TRUE	PP1V5 TBT	27	28 62
TRUE	PP3V3 TBTLC	17	18 25 26 62
TRUE	PP1V05 TBT	26	
TRUE	PPVCC S0 CPU	8	10 42 52 62
TRUE	PP1V05 TBTCLIO	26	62
TRUE	PPBUS_S5_HS_OTHER_ISNS	41	54 62
TRUE	PPDCIN G3H ISOL	42	49 50 62
TRUE	PP3V3 S4	25	26 27 29 33 36 38 39 58 62
(Need to add 27 GND TPs)			


NO\_TEST MAKE\_BASE

64	NC_PCIE_CLK100M_SDP	TRUE	TRUE	NC_PCIE_CLK100M_SDP	64	
64	NC_PCIE_CLK100M_SDN	TRUE	TRUE	NC_PCIE_CLK100M_SDN	64	
64	NC_PCIE_CLK100M_FWP	TRUE	TRUE	NC_PCIE_CLK100M_FWP	12	64
64	NC_PCIE_CLK100M_FWN	TRUE	TRUE	NC_PCIE_CLK100M_FWN	12	64
64	NC_PCIE_FW_D2RP	TRUE	TRUE	NC_PCIE_FW_D2RP	14	64
64	NC_PCIE_FW_D2RN	TRUE	TRUE	NC_PCIE_FW_D2RN	14	64
64	NC_PCIE_FW_R2D_CP	TRUE	TRUE	NC_PCIE_FW_R2D_CP	14	64
64	NC_PCIE_FW_R2D_CN	TRUE	TRUE	NC_PCIE_FW_R2D_CN	14	64
64	NC_USB_IRP	TRUE	TRUE	NC_USB_IRP	14	64
64	NC_USB_IRN	TRUE	TRUE	NC_USB_IRN	14	64
64	NC_USB_CAMERAP	TRUE	TRUE	NC_USB_CAMERAP	14	64
64	NC_USB_CAMERAN	TRUE	TRUE	NC_USB_CAMERAN	14	64
64	NC_USB_SDP	TRUE	TRUE	NC_USB_SDP	14	64
64	NC_USB_SDN	TRUE	TRUE	NC_USB_SDN	14	64
67	DP_INT_ML_C_P<3..1>	TRUE	TRUE	NC_INT_ML_CP<3..1>	5	
67	DP_INT_ML_C_N<3..1>	TRUE	TRUE	NC_INT_ML_CN<3..1>	5	
64	NC_HDA_SDIN1	TRUE	TRUE	NC_HDA_SDIN1	12	64
64	NC_PCI_PME_L	TRUE	TRUE	NC_PCI_PME_L	13	64
64	NC_CLINK_CLK	TRUE	TRUE	NC_CLINK_CLK	14	64
64	NC_CLINK_DATA	TRUE	TRUE	NC_CLINK_DATA	14	64
64	NC_CLINK_RESET_L	TRUE	TRUE	NC_CLINK_RESET_L	14	64
64	NC_SMC_SYS_LED	TRUE	TRUE	NC_SMC_SYS_LED	37	64
64	NC_IR_RX_OUT_RC	TRUE	TRUE	NC_IR_RX_OUT_RC	64	
64	NC_USB_SMCN	TRUE	TRUE	NC_USB_SMCN	64	
64	NC_SMC_GFX_OVERTEMP	TRUE	TRUE	NC_SMC_GFX_OVERTEMP	37	64
64	NC_SMC_GFX_THROTTLE_L	TRUE	TRUE	NC_SMC_GFX_THROTTLE_L	37	64
64	NC_SMC_FAN_1_CTL	TRUE	TRUE	NC_SMC_FAN_1_CTL	37	64
64	NC_SMC_FAN_1_TACH	TRUE	TRUE	NC_SMC_FAN_1_TACH	37	64
64	NC_SMC_FAN_5_CTL	TRUE	TRUE	NC_SMC_FAN_5_CTL	37	64
64	NC_ENET_ASF_GPIO	TRUE	TRUE	NC_ENET_ASF_GPIO	64	
64	NC_SMC_MPM5_LED_PWR	TRUE	TRUE	NC_SMC_MPM5_LED_PWR	64	
64	NC_SMC_MPM5_LED_CHG	TRUE	TRUE	NC_SMC_MPM5_LED_CHG	64	
64	NC_SMC_T25_EN_L	TRUE	TRUE	NC_SMC_T25_EN_L	37	64
64	NC_SMC_DP_HPD_L	TRUE	TRUE	NC_SMC_DP_HPD_L	37	64
64	NC_SMBUS_SMC_4_ASF_SCL	TRUE	TRUE	NC_SMBUS_SMC_4_ASF_SCL	37	64
64	NC_SMBUS_SMC_4_ASF_SDA	TRUE	TRUE	NC_SMBUS_SMC_4_ASF_SDA	37	64
64	NC_BDV_BKL_PWM	TRUE	TRUE	NC_BDV_BKL_PWM	37	64
71	TBT_B_R2D_C_P<1..0>	TRUE	TRUE	NC_TBT_B_R2D_CP<1..0>	25	
71	TBT_B_R2D_C_N<1..0>	TRUE	TRUE	NC_TBT_B_R2D_CN<1..0>	25	
71	TBT_B_D2R_P<1..0>	TRUE	TRUE	NC_TBT_B_D2RP<1..0>	25	
71	TBT_B_D2R_N<1..0>	TRUE	TRUE	NC_TBT_B_D2RN<1..0>	25	
64	NC_TBT_B_LSTX	TRUE	TRUE	NC_TBT_B_LSTX	25	64
71	NC_DP_TBTBP_ML_CP<3..1:2>	TRUE	TRUE	NC_DP_TBTBP_ML_CP<3..1:2>	64	71
71	NC_DP_TBTBP_ML_CN<3..1:2>	TRUE	TRUE	NC_DP_TBTBP_ML_CN<3..1:2>	64	71
71	NC_DP_TBTBP_AUXCH_CP	TRUE	TRUE	NC_DP_TBTBP_AUXCH_CP	25	64
71	NC_DP_TBTBP_AUXCH_CN	TRUE	TRUE	NC_DP_TBTBP_AUXCH_CN	25	64
25	TP_DP_TBTSRC_ML_CP<3>	TRUE	TRUE	NC_DP_TBTSRC_ML_CP<3>	25	64
25	TP_DP_TBTSRC_ML_CN<3>	TRUE	TRUE	NC_DP_TBTSRC_ML_CN<3>	25	64
25	TP_DP_TBTSRC_ML_CP<2>	TRUE	TRUE	NC_DP_TBTSRC_ML_CP<2>	25	64
25	TP_DP_TBTSRC_ML_CN<2>	TRUE	TRUE	NC_DP_TBTSRC_ML_CN<2>	25	64
64	NC_DP_TBTSRC_ML_CP<1>	TRUE	TRUE	NC_DP_TBTSRC_ML_CP<1>	25	64
64	NC_DP_TBTSRC_ML_CN<1>	TRUE	TRUE	NC_DP_TBTSRC_ML_CN<1>	25	64
25	TP_DP_TBTSRC_ML_CP<0>	TRUE	TRUE	NC_DP_TBTSRC_ML_CP<0>	25	64
25	TP_DP_TBTSRC_ML_CN<0>	TRUE	TRUE	NC_DP_TBTSRC_ML_CN<0>	25	64
64	NC_DP_TBTSRC_AUXCH_CP	TRUE	TRUE	NC_DP_TBTSRC_AUXCH_CP	25	64
64	NC_DP_TBTSRC_AUXCH_CN	TRUE	TRUE	NC_DP_TBTSRC_AUXCH_CN	25	64

Unused nets with offpage

(Nets with offpages not used on this project)

15	PCH_BT_UART_D2R	15
15	PCH_BT_UART_R2D	15
15	PCH_BT_UART_RTS_L	15
15	PCH_BT_UART_CTS_L	15
15	AUD_SPI_CS_L	15
15	AUD_SPI_CLK	15
15	AUD_SPI_MISO	15
15	AUD_SPI_MOSI	15
13	HDMI1BTMUX_LATCH	13
15	HDD_PWR_EN	15
14	WOL_EN	14
15	BT_PWRRST_L	15
13	HDMI1BTMUX_FLAG	13
15	PW_PWR_EN	15
15	FW_PME_L	15
15	ENET_MEDIA_SENSE	15
15	LCD_PSR_EN	15
15	LCD_IRQ_L	15
13	ODD_PWR_EN_L	13
13	ENET_LOW_PWR	13
13	AUD_IP_PERIPHERAL_DET	1



8	7	6	5	4	3	2	1
J41/J43 Board-Specific Spacing & Physical Constraints							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, MEM_TERM		MM	16.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT
Single-ended Physical Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
2P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
2P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
2P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
2P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
2P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD
Differential Pair Physical Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP, BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD
Spacing Constraints							
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
1:1_SPACING	*	0.100 MM	?				
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
1x_DIELECTRIC	TOP, BOTTOM	0.071 MM	?				
1x_DIELECTRIC	ISL3, ISL10	0.053 MM	?				
1x_DIELECTRIC	ISL4, ISL9	0.050 MM	?				
1x_DIELECTRIC	*	0.090 MM	?				
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
DEFAULT	*	0.1 MM	?				
STANDARD	*	=DEFAULT	?				
BGA_P075MM	*	0.075 MM	?				
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET				
*	*	BGA	BGA_P075MM				
NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET					
*	BGA	P070MM_BGA					
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL3, ISL10	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.150 MM	0.150 MM
73_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	TOP, BOTTOM	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL3, ISL10	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.082 MM	0.082 MM		0.140 MM	0.140 MM
85_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD
PCB Rule Definitions							
DRAWING NUMBER				DRAWING DATE=10/24/2012			
Apple Inc.				Apple Inc.			
NOTICE OF PROPRIETARY PROPERTY:				NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE				THE INFORMATION CONTAINED HEREIN IS THE			
PROPERTY OF APPLE INC.				PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:				THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT				II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED				IV ALL RIGHTS RESERVED			



## SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

SOURCE: 471984\_Chief\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

## UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_450	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

## USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_BIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.8


## USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX	USB3_TX2TX	TOP, BOTTOM	=5X_DIELECTRIC	?
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX	USB3_RX2RX	TOP, BOTTOM	=5X_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX	USB3_TX2OTHERTX	TOP, BOTTOM	=5X_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX	USB3_RX2OTHERRX	TOP, BOTTOM	=5X_DIELECTRIC	?
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX	USB3_TX2RX	TOP, BOTTOM	=7X_DIELECTRIC	?
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX	USB3_RX2TX	TOP, BOTTOM	=7X_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS	USB3_2OTHERHS	TOP, BOTTOM	=6X_DIELECTRIC	?
USB3_PCH_RX	*_TX	*	USB3_2OTHERHS	USB3_2OTHER	TOP, BOTTOM	=5X_DIELECTRIC	?
USB3_PCH_TX	*_RX	*	USB3_2OTHERHS				
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS				
USB3_PCH_TX	*	*	USB3_2OTHER				
USB3_PCH_RX	*	*	USB3_2OTHER				

SOURCE: 471984\_Cheif\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

## PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PCH_SATA_ICOMP		SATA_ICOMP	PCH_SATAICOMP
USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_P
USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_N
USB_BT	USB_80D	USB	USB_BT_P
USB_BT	USB_80D	USB	USB_BT_N
	USB_80D	USB	USB_BT_CONN_P
	USB_80D	USB	USB_BT_CONN_N
	USB_80D	USB	USB_BT_WAKE_P
	USB_80D	USB	USB_BT_WAKE_N
USB_TPAD	USB_80D	USB	USB_TPAD_P
USB_TPAD	USB_80D	USB	USB_TPAD_N
	USB_80D	USB	USB_TPAD_CONN_P
	USB_80D	USB	USB_TPAD_CONN_N
	USB_80D	USB	TPAD_SPI_MOSI_USB_P
	USB_80D	USB	TPAD_SPI_MISO_USB_N
USB_TPAD_M	USB_80D	USB	USB_TPAD_M_P
USB_TPAD_M	USB_80D	USB	USB_TPAD_M_N
USB_SDCARD	USB_80D	USB	USB_SDCARD_P
USB_SDCARD	USB_80D	USB	USB_SDCARD_N
	SEI_45S	SEI	TPAD_SPI_MOSI
	SEI_45S	SEI	TPAD_SPI_MISO
	SEI_45S	SEI	TPAD_SPI_CLK
USB_EXT1	USB_80D	USB	USB_EXT1_P
USB_EXT1	USB_80D	USB	USB_EXT1_N
	UART_45S	UART	SMC_DEBUGPRT_TX_L
	UART_45S	UART	SMC_DEBUGPRT_RX_L
USB2_EXT1	USB_80D	USB	USB2_EXT1_MUXED_P
USB2_EXT1	USB_80D	USB	USB2_EXT1_MUXED_N
USB2_EXT1	USB_80D	USB	USB2_EXT1_MUXED_F_P
USB2_EXT1	USB_80D	USB	USB2_EXT1_MUXED_F_N
USB3_EXT1_RX	USB_80D	USB3_RCH_RX	USB3_EXT1_D2R_P
USB3_EXT1_RX	USB_80D	USB3_RCH_RX	USB3_EXT1_D2R_N
USB3_EXT1_TX	USB_80D	USB3_RCH_TX	USB3_EXT1_R2D_P
USB3_EXT1_TX	USB_80D	USB3_RCH_TX	USB3_EXT1_R2D_N
	USB_80D	USB3_RCH_TX	USB3_EXT1_D2R_F_P
	USB_80D	USB3_RCH_RX	USB3_EXT1_D2R_F_N
	USB_80D	USB3_RCH_TX	USB3_EXT1_R2D_F_P
	USB_80D	USB3_RCH_TX	USB3_EXT1_R2D_F_N
	USB_80D	USB3_RCH_TX	USB3_EXT1_R2D_C_P
	USB_80D	USB3_RCH_TX	USB3_EXT1_R2D_C_N
USB_EXT2	USB_80D	USB	USB_EXT2_P
USB_EXT2	USB_80D	USB	USB_EXT2_N
USB3_EXT2_RX	USB_80D	USB3_RCH_RX	USB3_EXT2_D2R_P
USB3_EXT2_RX	USB_80D	USB3_RCH_RX	USB3_EXT2_D2R_N
	USB_80D	USB3_RCH_RX	USB3_EXT2_D2R_RC_P
	USB_80D	USB3_RCH_RX	USB3_EXT2_D2R_RC_N
USB3_EXT2_TX	USB_80D	USB3_RCH_TX	USB3_EXT2_R2D_P
USB3_EXT2_TX	USB_80D	USB3_RCH_TX	USB3_EXT2_R2D_N
	USB_80D	USB3_RCH_TX	USB3_EXT2_R2D_C_P
	USB_80D	USB3_RCH_TX	USB3_EXT2_R2D_C_N
USB3_SD_RX	USB_80D	USB3_RCH_RX	USB3_SD_D2R_P
USB3_SD_RX	USB_80D	USB3_RCH_RX	USB3_SD_D2R_N
USB3_SD_TX	USB_80D	USB3_RCH_TX	USB3_SD_R2D_C_P
USB3_SD_TX	USB_80D	USB3_RCH_TX	USB3_SD_R2D_C_N
	USB_80D	USB3_RCH_TX	USB3_SD_D2R_C_P
	USB_80D	USB3_RCH_RX	USB3_SD_D2R_C_N
	USB_80D	USB3_RCH_TX	USB3_SD_R2D_P
	USB_80D	USB3_RCH_TX	USB3_SD_R2D_N
PCH_USB_RBIAS	PCH_USB_RBIAS		PCH_USB_RBIAS
PCH_DIPECLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_P
PCH_DIPECLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_N
PCH_DIPECLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK96M_DOT_P
PCH_DIPECLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK96M_DOT_N
PCH_DIPECLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK100M_SATA_P
PCH_DIPECLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK100M_SATA_N
	CLK_45S	CLK_PCIE	PCH_CLK14P3M_REFCLK

SYNC MASTER=CLEAN J43		SYNC DATE=11/13/2012	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC., THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	
		112 OF 121	
		SHEET	
		68 OF 76	

## LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.15

## SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP_BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

## HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	= 2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.15

## SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

## SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SP1_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

## XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

## DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=0_OHM_DIFF	=0_OHM_DIFF	=0_OHM_DIFF	=0_OHM_DIFF	=0_OHM_DIFF	=0_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?
DP_2OTHERHS	*	=4x_DIELECTRIC	?
DP_2OTHER	*	=3x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

## System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
















SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

## PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	LPC_AD	LPC_45S	LPC	LPC AD<3...0>
	LPC_FRAME_L	LPC_45S	LPC	LPC FRAME_L
		LPC_45S	LPC	LPCPLUS RESET_L
	LPC_CLK32M	CLK LPC_45S	CLK LPC	LPC CLK24M_SMC
		CLK LPC_45S	CLK LPC	LPC CLK24M_SMC_R
	LPC_CLK32M	CLK LPC_45S	CLK LPC	LPC CLK24M_LPCPLUS
		CLK LPC_45S	CLK LPC	LPC CLK24M_LPCPLUS_R
	SMBUS_PCH_CLK	SMB_45S_R_50S	SMB	SMBUS_PCH_CLK
	SMBUS_PCH_DATA	SMB_45S_R_50S	SMB	SMBUS_PCH_DATA
	SMBUS_PCH_O_CLK	SMB_45S_R_50S	SMB	SMB_PCH_O_CLK
	SMBUS_PCH_O_DATA	SMB_45S_R_50S	SMB	SMB_PCH_O_DATA
	SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL
	SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA
	HDA_BIT_CLK	HDA_45S	HDA	HDA BIT CLK
		HDA_45S	HDA	HDA BIT CLK_R
	HDA_SYNC	HDA_45S	HDA	HDA SYNC
		HDA_45S	HDA	HDA SYNC_R
	HDA_RST_L	HDA_45S	HDA	HDA RST_R_L
		HDA_45S	HDA	HDA RST_L
	HDA_SDIO0	HDA_45S	HDA	HDA SDIO0
	HDA_SDOUT	HDA_45S	HDA	HDA SDOUT
		HDA_45S	HDA	HDA SDOUT_R
	PM_SUS_CLK	CLK_SLOW_45S	CLK_SLOW	PM CLK32K_SUSCLK_R
		CLK_SLOW_45S	CLK_SLOW	SMC_CLK32K
	SPI_CLK	SPI_45S	SPI	SPI_CLK_R
		SPI_45S	SPI	SPI_CLK
	SPI_MOSI	SPI_45S	SPI	SPI MOSI_R
		SPI_45S	SPI	SPI MOSI
	SPI_MISO	SPI_45S	SPI	SPI MISO
		SPI_45S	SPI	SPI MISO_R
	SPI_CS0	SPI_45S	SPI	SPI CS0_R_L
		SPI_45S	SPI	SPI CS0_L
		SPI_45S	SPI	SPI_SMC_CLK
		SPI_45S	SPI	SPI_SMC_MOSI
		SPI_45S	SPI	SPI_SMC_MISO
		SPI_45S	SPI	SPI_SMC_CS_L
		SPI_45S	SPI	SPI_MLB_CLK
		SPI_45S	SPI	SPI_MLB_IO0_MOSI
		SPI_45S	SPI	SPI_MLB_IO1_MISO
		SPI_45S	SPI	SPI_MLB_CS_L
		SPI_45S	SPI	SPI_IO<2>
		SPI_45S	SPI	SPI_IO2_R
		SPI_45S	SPI	SPI_MLB_IO2_WP_L
		SPI_45S	SPI	SPI_IO<3>
		SPI_45S	SPI	SPI_IO3_R
		SPI_45S	SPI	SPI_MLB_IO3_HOLD_L
	PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE AP_R2D_P
	PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE AP_R2D_N
		PCIE_80D	PCIE_PCH_TX	PCIE AP_R2D_C_P
		PCIE_80D	PCIE_PCH_TX	PCIE AP_R2D_C_N
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE AP_D2R_P
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE AP_D2R_N
	PCIE_CLK100M_AP	CLK PCIE_80D	CLK PCIE	PCIE CLK100M_AP_P
	PCIE_CLK100M_AP	CLK PCIE_80D	CLK PCIE	PCIE CLK100M_AP_N
	PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE TBT_R2D_P<3...0>
	PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE TBT_R2D_N<3...0>
		PCIE_80D	PCIE_PCH_TX	PCIE TBT_R2D_C_P<3...0>
		PCIE_80D	PCIE_PCH_TX	PCIE TBT_R2D_C_N<3...0>
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE TBT_D2R_P<3...0>
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE TBT_D2R_N<3...0>
		PCIE_80D	PCIE_PCH_RX	PCIE TBT_D2R_C_P<3...0>
		PCIE_80D	PCIE_PCH_RX	PCIE TBT_D2R_C_N<3...0>
	PCIE_CLK100M_TBT	CLK PCIE_80D	CLK PCIE	PCIE CLK100M_TBT_P
	PCIE_CLK100M_TBT	CLK PCIE_80D	CLK PCIE	PCIE CLK100M_TBT_N
		CLK PCIE_80D	CLK PCIE	PEG_CLK100M_P
		CLK PCIE_80D	CLK PCIE	PEG_CLK100M_N
	XDP_TDI	PCH_45S	PCH_TPE	XDP_PCH_TDI
	XDP_TDO	PCH_45S	PCH_TPE	XDP_PCH_TDO
	XDP_TMS	PCH_45S	PCH_TPE	XDP_PCH_TMS
	XDP_TCK	PCH_45S	PCH_TPE	XDP_PCH_TCK
	PCIE_CAMERA	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA_R2D_P
	PCIE_CAMERA	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA_R2D_N
		PCIE_80D	PCIE_PCH_TX	PCIE CAMERA_R2D_C_P
		PCIE_80D	PCIE_PCH_TX	PCIE CAMERA_R2D_C_N
	PCIE_CAMERA	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA_D2R_P
	PCIE_CAMERA	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA_D2R_N
		PCIE_80D	PCIE_PCH_RX	PCIE CAMERA_D2R_C_P
		PCIE_80D	PCIE_PCH_RX	PCIE CAMERA_D2R_C_N
	PCIE_CLK100M_CAMERA	CLK PCIE_80D	CLK PCIE	PCIE CLK100M_CAMERA_P
	PCIE_CLK100M_CAMERA	CLK PCIE_80D	CLK PCIE	PCIE CLK100M_CAMERA_N
		CLK PCIE_80D	CLK PCIE	PCIE CLK100M_CAMERA_C_P
		CLK PCIE_80D	CLK PCIE	PCIE CLK100M_CAMERA_C_N

## Clock Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	SYSCLK CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK CLK32K_RTCX1
	SYSCLK CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK CLK25M_CAMERA
		CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP
		CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R
		CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP
		CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN
		CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN
	SYSCLK CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK CLK25M_TBT
		CLK_25M_45S	CLK_25M	SYSCLK CLK25M_TBT_R
	SYSCLK CLK25M_X1	CLK_25M_45S	CLK_25M	SYSCLK CLK25M_X1
		CLK_25M_45S	CLK_25M	SYSCLK CLK25M_X2
		CLK_25M_45S	CLK_25M	SYSCLK CLK25M_X2_R
		CLK_25M_45S	CLK_25M	SDCLK CLK25M_X2
		CLK_25M_45S	CLK_25M	SDCLK CLK25M_X2_R
		CLK_25M_45S	CLK_25M	SDSClk CLK25M_X1





### MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=45_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_20THER	*	=4X_DIELECTRIC	?	MIPI_20THER	TOP,BOTTOM	=4X_DIELECTRIC	?
MIPI_SCLK	*	=4X_DIELECTRIC	?	MIPI_SCLK	TOP,BOTTOM	=4X_DIELECTRIC	?
MIPICLK_20THER	*	=7X_DIELECTRIC	?	MIPICLK_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_20THER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_20THER

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS20WNDATA	*	=2X_DIELECTRIC	?	S2_DQS20WNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_20THERMEM	*	=4X_DIELECTRIC	?	S2_20THERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2OTHER	*	=6X_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

### Camera Net Properties

NET TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK P 31 32
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK N 31 32
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM_CKE 31 32
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM_CS_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM_ODT 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM_CAS_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM_RAS_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM_WE_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM_BA<0> 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM_BA<1> 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM_BA<2> 31 32
S2_MEM_DQ00	S2_MEM_85D	S2_MEM_DQ00	MEM CAM_DQS_P<0> 31 32
S2_MEM_DQ00	S2_MEM_85D	S2_MEM_DQ00	MEM CAM_DQS_N<0> 31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM_DQS_P<1> 31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM_DQS_N<1> 31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM_DM<0> 31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM_DM<1> 31 32
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM CAM_A<14..0> 31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM_DQ<7..0> 31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM_DQ<15..8> 31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA P 31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA N 31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN_P 32 64
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN_N 32 64
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK P 31 32
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK N 31 32
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN_P 32 64
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN_N 32 64
		S2_MEM_PWR	PP1V35_CAM 31 32
		S2_MEM_PWR	PP0V675_CAM_VREF 31 32
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA 32
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFDQ 32

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_20THER
S2_MEM_DQS*	*	*	S2MEM_20THER
S2_MEM_CMD	*	*	S2MEM_20THER
S2_MEM_CTRL	*	*	S2MEM_20THER
S2_MEM_CLK	*	*	S2MEM_20THER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_20THERMEM


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS20WNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS20WNDATA


### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

SYNC MASTER=J41 MLB		SYNC DATE=01/30/2013	
PAGE TITLE			
Camera Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	116 OF 121
		SHEET	72 OF 76



D

C

B

A

D

C

B

A





PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE		


SD Card Net Properties

ELECTRICAL_CONSTRAINT_SET		PHYSICAL	NET_TY	SPACING	
SD_45SE	SD_45SE	SD_45SE			SDCONN DATA<0..3> 33 34
SD_45SE	SD_45SE	SD_45SE			SDCONN CLK 33 34
SD_45SE	SD_45SE	SD_45SE			SDCONN WP 33 34
SD_45SE	SD_45SE	SD_45SE			SDCONN CMD 33 34
SD_45SE	SD_45SE	SD_45SE			SDCONN DETECT L 33 34
SD_45SE	SD_45SE	SD_45SE	SPT		SD SPI CLK 34
SD_45SE	SD_45SE	SD_45SE	SPT		SD SPI CS L 34
SD_45SE	SD_45SE	SD_45SE	SPT		SD SPI MOSI 34
SD_45SE	SD_45SE	SD_45SE	SPT		SD SPI MISO 34
SD_45SE	CLK_25M_45G				SDCLK CLK 25M X1 34 69
SD_45SE	CLK_25M_45G				SDCLK CLK25M X2 R 34 69

SYNC MASTER=CONSTRAINTS

SYNC DATE=09/25/2012

Project Specific Constraints

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
<SCH\_NUM>

REVISION  
<E4LABEL>

BRANCH  
<BRANCH>

PAGE  
119 OF 121

SHEET  
75 OF 76

WWW.AliSaler.Com


	8	7	6	5	4	3	2	1	
D	<div>Change List: &lt;RDAR://COMPONENT/508934&gt; J43 HW EE SCHEMATIC   PROTO 0 &lt;RDAR://COMPONENT/508937&gt; J43 HW EE SCHEMATIC   PROTO 1 &lt;RDAR://COMPONENT/508941&gt; J43 HW EE SCHEMATIC   EVT &lt;RDAR://COMPONENT/508945&gt; J43 HW EE SCHEMATIC   DVT</div> <div>Kismet: afp://kismet.apple.com/Kismet-Projects/J41-J43</div> <div>Useful Wiki Links: Schematic Conventions - https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design</div> <div>MobileMac HW Radar: &lt;rdar://component/497591&gt; MobileMac HW   Task &lt;rdar://component/497587&gt; MobileMac HW   Schematic &lt;rdar://component/497585&gt; MobileMac HW   New Bugs &lt;rdar://component/497588&gt; MobileMac HW   Layout &lt;rdar://component/497590&gt; MobileMac HW   Investigation &lt;rdar://component/497589&gt; MobileMac HW   Architecture</div> <div>Other Info: Page Allocations - &lt;rdar://problem/11791318&gt; 2012 Schematic Page Allocations</div>								D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=J41 MLB

SYNC DATE=07/03/2012

PAGE TITLE

Reference

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
<SCH\_NUM>

REVISION  
<E4LABEL>

BRANCH  
<BRANCH>

PAGE  
121 OF 121

SHEET  
76 OF 76